# **Synchronization**

Todd C. Mowry CS418 March 3, 2011

### **Topics**

- · Locks
- Barriers
- Hardware primitives

# Types of Synchronization

### **Mutual Exclusion**

· Locks

### **Event Synchronization**

- · Global or group-based (barriers)
- · Point-to-point

- 2 - CS418

# Busy Waiting vs. Blocking

### Busy-waiting is preferable when:

- · scheduling overhead is larger than expected wait time
- · processor resources are not needed for other tasks
- · schedule-based blocking is inappropriate
  - e.g., in OS kernel

- 3 - C5418


# A Simple Lock


```
lock:


ld register, location
cmp register, #0
bnz lock
st location, #1
ret

unlock:

st location, #0
ret
```







# Test and Test and Set A: while (lock != free); if (test&set(lock) == free) { critical section; } else goto A; (+) spinning happens in cache (-) can still generate a lot of traffic when many processors go to do test&set

# Test and Set with Backoff

Upon failure, delay for a while before retrying

· either constant delay or exponential backoff

### Tradeoffs:

- (+) much less network traffic
- (-) exponential backoff can cause starvation for high-contention locks
   new requestors back off for shorter times

But exponential found to work best in practice

9 - C5418

# Test and Set with Update

Test and Set sends updates to processors that cache the lock

### Tradeoffs:

- (+) good for bus-based machines
- (-) still lots of traffic on distributed networks

### Main problem with test&set-based schemes:

 $\dot{}$  a lock release causes all waiters to try to get the lock, using a teståset to try to get it.

11 - C5418

# Code: lock; delay(c); unlock; Same total no. of lock calls as p increases; measure time per transfer

# Ticket Lock (fetch&incr based)

### Two counters:

- next\_ticket (number of requestors)
- · now\_serving (number of releases that have happened)

### Algorithm:

- First do a fetchåiner on next\_ticket (not teståset)
- · When release happens, poll the value of now\_serving
  - if my\_ticket, then I win

Use delay; but how much?

- 12 - -

CS418 =

# Ticket Lock Tradeoffs

- (+) guaranteed FIFO order; no starvation possible
- (+) latency can be low if fetch&incr is cacheable
- (+) traffic can be quite low
- (-) but traffic is not guaranteed to be O(1) per lock acquire

13 -

# Array-Based Queueing Locks

Every process spins on a unique location, rather than on a single now\_serving counter

fetch&incr gives a process the address on which to spin

### Tradeoffs:

- (+) guarantees FIFO order (like ticket lock)
- (+) O(1) traffic with coherence caches (unlike ticket lock)
- (-) requires space per lock proportional to P

- 14 - CS41

# List-Base Queueing Locks (MCS)

C5418

All other good things + O(1) traffic even without coherent caches (spin locally)

Uses compare&swap to build linked lists in software

Locally-allocated flag per list node to spin on Can work with fetch&store, but loses FIFO guarantee

### Tradeoffs:

- (+) less storage than array-based locks
- (+) O(1) traffic even without coherent caches
- (-) compare&swap not easy to implement

5 - CS418

# Implementing Fetch&Op

### Load Linked/Store Conditional

```
lock: 11 reg1, location /* LL location to reg1 */
bnz reg1, lock /* check if location locked*/
sc location, reg2 /* SC reg2 into location*/
beqz reg2, lock /* if failed, start again */
ret
unlock:
st location, #0 /* write 0 to location */
ret
```

# **Barriers**

### We will discuss five barriers:

- · centralized
- · software combining tree
- · dissemination barrier
- · tournament barrier
- · MCS tree-based barrier

17 -

# Centralized Barrier

### Basic idea:

- · notify a single shared counter when you arrive
- · poll that shared location until all have arrived

### Simple version require polling/spinning twice:


- · first to ensure that all procs have left previous barrier
- · second to ensure that all procs have arrived at current barrier

Solution to get one spin: sense reversal

- 18 - CS418

# Software Combining Tree Barrier

C5418



- · Writes into one tree for barrier arrival
- · Reads from another tree to allow procs to continue
- · Sense reversal to distinguish consecutive barriers

19 - CS418

# Dissemination Barrier

log P rounds of synchronization In round k, proc i synchronizes with proc  $(i+2^k)$  mod P

### Advantage:

· Can statically allocate flags to avoid remote spinning

20 -

# Minimum Barrier Traffic

What is the minimum number of messages needed to implement a barrier with N processors?

(P1)

(P2)

(P3)

P4)

PN)

21 - CS418

MCS Software Barrier

Modifies tournament barrier to allow static allocation in wakeup tree, and to use sense reversal

Every processor is a node in two P-node trees:

- · has pointers to its parent building a fanin-4 arrival tree
- · has pointers to its children to build a fanout-2 wakeup tree

- 23 - C5418

# Tournament Barrier

Binary combining tree

Representative processor at a node is statically chosen

· no fetch&op needed

-22 - =

In round k, proc  $i=2^k$  sets a flag for proc  $j=i-2^k$ 

- · / then drops out of tournament and / proceeds in next round
- i waits for global flag signalling completion of barrier to be set
   could use combining wakeup tree

# **Barrier Recommendations**

### Criteria:

- · length of critical path
- · number of network transactions
- · space requirements
- · atomic operation requirements

# Space Requirements

### Centralized:

· constant

# MCS, combining tree:

· O(P)

### Dissemination, Tournament:

· O(PlogP)

5-

# Critical Path Length

# If independent parallel network paths available:

· all are O(logP) except centralized, which is O(P)

# Otherwise (e.g., shared bus):

· linear factors dominate

7 - \_\_\_\_\_\_\_\_\_CS418

# **Network Transactions**

### Centralized, combining tree:

- · O(P) if broadcast and coherent caches;
- · unbounded otherwise

### Dissemination:

· O(PlogP)

### Tournament, MCS:

· O(P)

- 26 - CS418

# Primitives Needed

# Centralized and combining tree:

- · atomic increment
- · atomic decrement

# Others:

- · atomic read
- · atomic write

- 28 - ----

= CS418

# **Barrier Recommendations**

# Without broadcast on distributed memory:

- · Dissemination
  - MCS is good, only critical path length is about 1.5X longer
  - MCS has somewhat better network load and space requirements

### Cache coherence with broadcast (e.g., a bus):

- · MCS with flag wakeup
  - centralized is best for modest numbers of processors

### Big advantage of *centralized* barrier:

· adapts to changing number of processors across barrier calls

- 29 - CS418