# CS:APP Chapter 4 Computer Architecture Logic Design

#### Carnegie Mellon University

http://csapp.cs.cmu.edu

CS:APP

#### Randal E. Bryant

#### Bits are Our Friends

ComputationStorage

Communication

Everything expressed in terms of values 0 and 1

How to get values from one place to another


Overview of Logic Design

**Fundamental Hardware Requirements** 

- **■** Communication
  - Low or high voltage on wire
- Computation
  - Compute Boolean functions
- Storage
  - Store bits of information


-2- CS:APP

## **Digital Signals**



- Use voltage thresholds to extract discrete values from continuous signal
- Simplest version: 1-bit signal
  - Either high range (1) or low range (0)
  - With guard range between them
- Not strongly affected by noise or low quality circuit elements
  - Can make circuits simple, small, and fast

## **Computing with Logic Gates**




- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs
  - With some, small delay



-3- CS:APP -4- **Time** CS:APP


#### **Combinational Circuits**



#### **Acyclic Network of Logic Gates**

- Continously responds to changes on primary inputs
- Primary outputs become (after some delay) Boolean functions of primary inputs

## **Bit Equality**




■ Generate 1 if a and b are equal

#### **Hardware Control Language (HCL)**


- Very simple hardware description language
  - Boolean operations have syntax similar to C logical operations
- We'll use it to describe control logic for processors

-5- CS:APP -6- CS:APP

## **Word Equality**




## **Bit-Level Multiplexor**




- Control signal s
- Data signals a and b
- Output a when s=1, b when s=0

-7- CS:APP -8- CS:APP

#### **Word Multiplexor**



#### **Word-Level Representation**




#### **HCL Representation**

- Select input word A or B depending on control signal s
- HCL representation
  - Case expression
  - Series of test : value pairs
  - Output value for first successful test

CS:APP

## **HCL Word-Level Examples**


#### **Minimum of 3 Words**



- Find minimum of three input words
- HCL case expression
- Final case guarantees match

#### 4-Way Multiplexor


-10-



- Select one of 4 inputs based on two control bits
- HCL case expression
- Simplify tests by assuming sequential matching

CS:APP


## **Arithmetic Logic Unit**




- Combinational logic
  - Continuously responding to inputs
- Control signal selects function computed
  - Corresponding to 4 arithmetic/logical operations in Y86
- Also computes values for condition codes

## **Storing 1 Bit**


#### **Bistable Element**








## Storing 1 Bit (cont.)







## **Storing and Accessing 1 Bit**

**Bistable Element** 







## 1-Bit Latch




Resetting




Setting




Storing



Latching



Storing




- 13 -

## **Transparent 1-Bit Latch**

#### Latching


#### **Changing D**




- When in latching mode, combinational propogation from D to Q+ and Q-
- Value latched depends on value of D as C falls

- 17 - CS:APP

## **Edge-Triggered Latch**







- Only in latching mode for brief period
  - Rising clock edge
- Value latched depends on data as clock rises
- Output remains stable at all other times

CS:APP

## **Registers**

**- 19 -**





- Stores word of data
  - Different from program registers seen in assembly code
- Collection of edge-triggered latches
- Loads input on rising edge of clock

## **Register Operation**




- Stores data bits
- For most of time acts as barrier between input and output
- As clock rises, loads input


CS:APP – 20 – CS:APP

- 18 -

## **State Machine Example**




- Accumulator circuit
- Load or accumulate on each cycle



-21 - CS:APP


#### **Random-Access Memory**



- Stores multiple words of memory
  - Address input specifies which word to read or write
- Register file
  - Holds values of program registers
  - %eax, %esp, etc.
  - Register identifier serves as address
    - » ID 8 implies no read or write performed
- **Multiple Ports** 
  - Can read and/or write multiple words in one cycle
    - » Each has separate address and data input/output

CS:APP

## **Register File Timing**



#### Reading

- Like combinational logic
- Output data generated based on input address
  - After some delay

#### Writing

- Like register
- Update only as clock rises



## **Hardware Control Language**

- Very simple hardware description language
- Can only express limited aspects of hardware operation
  - Parts we want to explore and modify

#### **Data Types**

- 22 -

- bool: Boolean
  - a, b, c, ...
- int: words
  - A, B, C, ...
  - Does not specify word size---bytes, 32-bit words, ...

#### **Statements**

- bool a = bool-expr ;
- int A = int-expr ;

- 23 - CS:APP - 24 - CS:APP

## **HCL Operations**

Classify by type of value returned

#### **Boolean Expressions**

- Logic Operations
  - a && b, a || b, !a
- **Word Comparisons** 
  - A == B, A < B, A <= B, A >= B, A > B
- Set Membership
  - A in { B, C, D }

    » Same as A == B || A == C || A == D

#### **Word Expressions**

- Case expressions
  - [a: A; b: B; c: C]
  - Evaluate test expressions a, b, c, ... in sequence
  - Return word expression A, B, C, ... for first successful test

#### **Summary**

#### Computation

- Performed by combinational logic
- **Computes Boolean functions**
- Continuously reacts to input changes

#### **Storage**

- Registers
  - Hold single words
  - Loaded as clock rises
- Random-access memories
  - Hold multiple words
  - Possible multiple read or write ports
  - Read word when address input changes
  - Write word as clock rises

- 25 - CS:APP - 26 - CS:APP