15-213
"The course that gives CMU its Zip!"


### **Memory System** Case Studies Mar. 20, 2008


#### **Topics**


- P6 address translation
- x86-64 extensions
- · Linux memory manag
- Linux page fault handling
   Memory mapping


class17.ppt


Intel P6 well's Chip, CMU Alumni) Internal designation for successor to Pentium • Which had internal designation P5 Fundamentally different from Pentium Out-of-order, superscalar operation Resulting processors Pentium Pro (1996) Pentium II (1997) · L2 cache on same chip Pentium III (1999)
The freshwater fish m Saltwater fish machines: Pentium 4 Different operation, but similar memory system Abandoned by Intel in 2005 for P6-based Core 2 Duo 15-213, S'08



















































































# Fork() Revisited

### To create a new process using fork():

- Make copies of the old process's mm\_struct, vm\_area\_struct's, and page tables.
  At this point the two processes share all of their pages.
  How to get separate spaces without copying all the virtual pages from one space to another?

  "Copy on Write" (COW) technique.

- Copy on write (own teamage.
   Copy-on-write
   Mark PTE's of writeable areas as read-only
   Writes by either process to these pages will cause page faults
   Flag wm\_area\_struct's for these areas as private "copy-on-write"
   Fault handler recognizes copy-on-write, makes a copy of the page, and restores write permissions.

#### Net result:

32

Copies are deferred until absolutely necessary (i.e., when one of the processes tries to modify a shared page).

# **Memory System Summary**

# L1/L2 Memory Cache

- Purely a speed-up technique
   Behavior invisible to application programmer and (mostly) OS
- Implemented totally in hardware

#### **Virtual Memory**

- Supports many OS-related functions
   Process creation, task switching, protection
- Software
- Allocates/shares physical memory among processes

  Maintains high-level tables tracking memory type, source, sharing

  Handles exceptions, fills in hardware-defined mapping tables
- Hardware
   Translates V→P via mapping tables, enforcing permiss
   Accelerates mapping via translation cache (TLB)

# **Further Reading**

#### Intel TLBs

34

Application Note: "TLBs, Paging-Structure Caches, and Their Invalidation", April 2007

15-213, S'08

33

15-213, S'08