15-213

"The course that gives CMU its Zip!"

The Memory Hierarchy Feb. 14, 2008

Announcements

Recitation room changes

- C (Nate)
 G (Pratyusa) Doherty 1211 Porter A22
- H (Ally) Porter A19

Exam date change

- am date change

 NOT Thursday, 2/21

 CHANGED TO Tuesday, 2/26: 7:00 p.m. 8:30 p.m.

 UC McConomy XOR Wean 7500 (expect e-mail)

Calculator policy

2

Calculators will not be needed on the exam; hence forbidden.

Collaboration reminder

- Writing code together counts as "sharing code" forbidden
- Talking through a problem can include pictures (not code)

15-213, S'08

Opinion Poll

- 2/14 Thu Memory Hierarchy (DAE)
- 2/19 Tue Opt II (REB)
- 2/21 Thu No class? [Bill Gates]
- 2/26 Tue Cache Memories (DAE)
 [Evening Exam]
 2/28 Thu Linking (DAE)
 Back to original schedule

Plan B

- 2/14 Thu Memory Hierarchy (DAE)
 2/19 Tue Opt II (REB)
 2/21 Thu Cache Memories (DAE) [Bill Gates]
- 2/26 Tue No class?2/28 Thu Linking (DAE)
- [Evening Exam]

 Back to original schedule

Outline

RAM

ROM

Disks

"Mind the gap!"

Locality

Memory Hierarchy

Caches

Random-Access Memory (RAM)

Key features

- RAM is traditionally packaged as a chip.
 Basic storage unit is normally a cell (one bit per cell).
- Multiple RAM chips form a memory.

Static RAM (SRAM)

- Each cell stores a bit with a four or six-transistor circuit.
 Retains value indefinitely, as long as it is kept powered.
- Relatively insensitive to electrical noise (EMI), radiation, etc.
 Faster and more expensive than DRAM.


Dynamic RAM (DRAM)


- Each cell stores bit with a capacitor. One transistor is used for access
 Value must be refreshed every 10-100 ms.
- More sensitive to disturbances (EMI, radiation,...) than SRAM.
 Slower and cheaper than SRAM.


SRAM vs DRAM Summary


	Tran. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

15-213, S'08









Enhanced DRAMS DRAM Cores with better interface logic and faster I/O: Synchronous DRAM (SDRAM) Uses a conventional clock signal instead of asynchronous control Double data-rate synchronous DRAM (DDR SDRAM) Double data-rate synchronous DRAM (DDR SDRAM) Double data-rate synchronous DRAM (DDR SDRAM) Uses faster signaling sends two bits per cycle per pin RamBus***DRAM (RDRAM) Uses faster signaling over fewer wires (source directed clocking) with a Transaction oriented interface protocol Obsolete Technologies: Fast page mode DRAM (FPM DRAM) Allowed re-use of row-addresses Extended data out DRAM (EDO DRAM) Enhanced FPM DRAM with more closely spaced CAS signals. Video RAM (VRAM) Dual ported FPM DRAMS (CDRAM) Dual ported FPM DRAMS (CDRAM) Added SRAM (CDRAM) and support for graphics o perations (GDRAM)

Nonvolatile Memories

DRAM and SRAM are volatile memories

• Lose information if powered off.

Nonvolatile memories retain value even if powered off

• Read-only memory (ROM): programmed during production

• Magnetic RAM (MRAM): stores bit magnetically (in development)

• Ferro-electric RAM (FERAM): uses a ferro-electric dielectric

• Programmable ROM (FEROM): can be brugtammed once

• Eraseable PROM (EPROM): an be bulk erased (UV, X-Ray)

• Electrically eraseable PROM (EEPROM): electronic erase capability

• Flash memory: EEPROMs with partial (sector) erase capability


Uses for Nonvolatile Memories


• Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)


• Solid state disks (flash cards, memory sticks, etc.)


• Smart cards, embedded systems, appliances


• Disk caches

















Memory Subsystem Trends


Observation: A DRAM chip has an access time of about 50ns. Traditional systems may need 3x longer to get the data from memory into a CPU register.


Modern systems integrate the memory controller onto the CPU chip: Latency matters!

DRAM and SRAM densities increase and so does the


- Traditional error detection & correction (EDC) is a must have (64bit of data plus 8bits of redundancy allow any 1 bit error to be corrected and any 2 bit error is guaranteed to be detected)
- EDC is increasingly needed for SRAMs too
 ChipKill™ capability (can correct all bits supplied by one failing memory chip) will become standard soon


20





Disk Capacity Capacity: maximum number of bits that can be stored. Vendors express capacity in units of gigabytes (GB), where 1 GB = 109 Bytes (Lawsuit pending! Claims deceptive advertising). Capacity is determined by these technology factors: Recording density (bits/in): number of bits that can be squeezed into a 1 inch segment of a track. Track density (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment. Areal density (bits/in²): product of recording and track density. 23 15-213, S'08





Computing Disk Capacity

(# bytes/sector) x (avg. # sectors/track) x (# tracks/surface) x (# surfaces/platter) x (# platters/disk)

- 512 bytes/sector
 - 300 sectors/track (on average)
 - 20,000 tracks/surface
 - 2 surfaces/platter
 - 5 platters/disk


Capacity = 512 x 300 x 20000 x 2 x 5

- = 30,720,000,000
- = 30.72 GB

26

15-213, S'08





Disk Access Time

Average time to access some target sector approximated by :

Taccess = Tavg seek + Tavg rotation + Tavg transfer

Seek time (Tavg seek)

- Time to position heads over cylinder containing target sector.
- Typical Tavg seek = 9 ms

Rotational latency (Tavg rotation)

- Time waiting for first bit of target sector to pass under r/w head.
- Tavg rotation = 1/2 x 1/RPMs x 60 sec/1 min

- Transfer time (Tavg transfer)

 Time to read the bits in the target sector.
 - Tavg transfer = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min.

15-213, S'08

Disk Access Time Example

- Average seek time = 9 ms.
- Avg # sectors/track = 400.

Derived:

- Tavg rotation = 1/2 x (60 secs/7200 RPM) x 1000 ms/sec = 4 ms.
 Tavg transfer = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
- Taccess = 9 ms + 4 ms + 0.02 ms


Important points:


- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.


 SRAM access time is about 4 ns/doubleword, DRAM about 60 ns


 Disk is about 40,000 times slower than SRAM,


 2,500 times slower then DRAM.














	1980	1985	1990	1995	2000	2005	2005:1980
metric	1980	1985	1990	1995	2000	2005	2005:1980
\$/MB	19,200	2,900	320	256	100	75	256
access (ns)	300	150	35	15	12	10	30
access (ns)	375	200	100	70	60	50	8
MB access (ns)	8,000 375	880 200	100 100	30 70	1 60	0.20 50	40,000 8
	0.064	0.256	4	16	64	1,000	15,000
typical size(MB)	0.004						
	0.004						
Disk metric	1980	1985	1990	1995	2000	2005	2005:1980
Disk		1985	1990	1995	2000	2005	2005:1980
Disk metric	1980						







Locality Principle of Locality: Programs tend to reuse data and instructions near those they have used recently, or that were recently referenced themselves. Temporal locality: Recently referenced items are likely to be referenced in the near future. Spatial locality: Items with nearby addresses tend to be referenced close together in time. Locality Example: Data Reference array elements in succession (stride-1 reference pattern): Spatial locality Reference sum each iteration: Temporal locality Instructions Reference instructions in sequence: Spatial locality Ocycle through loop repeatedly: Temporal locality





Locality Example Question: Does this function have good locality? int sum_array_cols(int a[M][N]) { int i, j, sum = 0; for (j = 0; j < N; j++) for (i = 0; i < M; i++) sum += a[i][j]; return sum; }


Memory Hierarchies Some fundamental and enduring properties of hardware and software: • Fast storage technologies cost more per byte, have less capacity, and require more power (heat!). • The gap between CPU and main memory speed is widening. • Well-written programs tend to exhibit good locality. These fundamental properties complement each other beautifully. They suggest an approach for organizing memory and storage systems known as a memory hierarchy.











Examples of Caching in the Hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-byte words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware+ OS
Buffer cache	Parts of files	Main memory	100	os
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server
49		•		15-213, S'08

Summary

- The memory hierarchy is fundamental consequence of maintaining the random access memory abstraction and practical limits on cost and power consumption.
- Caching works!
- Programming for good temporal and spatial locality is critical for high performance.
- Trend: the speed gap between CPU, memory and mass storage continues to widen, thus leading towards deeper hierarchies.
 Consequence: maintaining locality becomes even more important.

50