





Locality of Reference Principle of Locality: · Programs tend to reuse data and instructions near those they have used recently. • Temporal locality: recently referenced items are likely to be referenced in the near future. • Spatial locality: items with nearby addresses tend to be referenced close together in time. sum = 0;for (i = 0; i < n; i++) sum += a[i]; Locality in Example: *v = sum; • Data - Reference array elements in succession (spatial) Instructions - Reference instructions in sequence (spatial) - Cycle through loop repeatedly (temporal) class18.ppt CS 213 S'00











Design Issues for Caches Key Questions: · Where should a line be placed in the cache? (line placement) · How is a line found in the cache? (line identification) · Which line should be replaced on a miss? (line replacement) • What happens on a write? (write strategy) Constraints: · Design must be very simple - Hardware realization - All decision making within nanosecond time scale · Want to optimize performance for "typical" programs - Do extensive benchmarking and simulations - Many subtle engineering tradeoffs class18.ppt CS 213 S'00 - 10 -






















Vector Product Example float dot_prod(float x[1024], y[1024]) float sum = 0.0; int i; for (i = 0; i < 1024; i++)sum += x[i]*y[i]; return sum; Machine • DECStation 5000 • MIPS Processor with 64KB direct-mapped cache, 16 B line size Performance · Good case: 24 cycles / element · Bad case: 66 cycles / element class18.ppt CS 213 S'00 - 18 -












































Cache Performance Metrics Miss Rate • fraction of memory references not found in cache (misses/references) · Typical numbers: 3-10% for L1 can be quite small (e.g., < 1%) for L2, depending on size, etc. • time to deliver a line in the cache to the processor (includes time to determine whether the line is in the cache) · Typical numbers: 1 clock cycle for L1 3-8 clock cycles for L2 Miss Penalty · additional time required because of a miss - Typically 25-100 cycles for main memory class18.ppt CS 213 S'00