### Motivation #1: DRAM a “Cache” for Disk

The full address space is quite large:
- 32-bit addresses: \(4,000,000,000\) (4 billion) bytes
- 64-bit addresses: \(16,000,000,000,000,000,000\) (16 quintillion) bytes

Disk storage is \(\approx 30X\) cheaper than DRAM storage:
- 8 GB of DRAM: \(~$12,000\)
- 8 GB of disk: \(~$400\)

To access large amounts of data in a cost-effective manner, the bulk of the data must be stored on disk.

<table>
<thead>
<tr>
<th>Size</th>
<th>DRAM</th>
<th>SRAM</th>
<th>Disk</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 MB</td>
<td>$400</td>
<td></td>
<td></td>
</tr>
<tr>
<td>256 MB</td>
<td>~$400</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 GB</td>
<td>~$400</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

### Levels in Memory Hierarchy

<table>
<thead>
<tr>
<th>Level</th>
<th>CPU</th>
<th>Cache (Register)</th>
<th>Memory</th>
<th>Disk Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>32 B</td>
<td>32 KB - 4 MB</td>
<td>128 MB</td>
<td>20 GB</td>
</tr>
<tr>
<td>Speed</td>
<td>2 ns</td>
<td>4 ns</td>
<td>60 ns</td>
<td>8 ms</td>
</tr>
<tr>
<td>$/Mbyte</td>
<td>$100/MB</td>
<td>$1.50/MB</td>
<td>$0.05/MB</td>
<td></td>
</tr>
<tr>
<td>Line Size</td>
<td>8 B</td>
<td>32 B</td>
<td>4 KB</td>
<td></td>
</tr>
</tbody>
</table>

- Larger, slower, cheaper.
Impact of These Properties on Design

If DRAM was to be organized similar to an SRAM cache, how would we set the following design parameters?
- Line size?
- Associativity?
- Replacement policy (if associative)?
- Write through or write back?

What would the impact of these choices be on:
- miss rate
- hit time
- miss latency
- tag overhead

Locating an Object in a “Cache”

1. Search for matching tag
   - SRAM cache
     - Object Name
     - Tag Data
     - = X?
   - DRAM cache
     - Lookup Table
     - “Cache”
   - = X?

2. Use indirection to look up actual object location
   - DRAM cache
     - Location
     - Data

A System with Physical Memory Only

Examples:
- most Cray machines, early PCs, nearly all embedded systems, etc.

Addresses generated by the CPU point directly to bytes in physical memory.

A System with Virtual Memory

Examples:
- workstations, servers, modern PCs, etc.

Address Translation: the hardware converts virtual addresses into physical addresses via an OS-managed lookup table (page table).
Page Faults (Similar to “Cache Misses”)
What if an object is on disk rather than in memory?
• Page table entry indicates that the virtual address is not in memory
• An OS exception handler is invoked, moving data from disk into memory
  • current process suspends, others can resume
  • OS has full control over placement, etc.

Before fault

After fault

Servicing a Page Fault

Processor Signals Controller
• Read block of length $P$ starting at disk address $X$ and store starting at memory address $Y$
Read Occurs
• Direct Memory Access (DMA)
• Under control of I/O controller

I/O Controller Signals Completion
• Interrupt processor
• OS resumes suspended process

Motivation #2: Memory Management
Multiple processes can reside in physical memory. How do we resolve address conflicts?
• what if two processes access something at the same address?

Solution: Separate Virtual Addr. Spaces
• Virtual and physical address spaces divided into equal-sized blocks
  - blocks are called “pages” (both virtual and physical)
• Each process has its own virtual address space
  - operating system controls how virtual pages as assigned to physical memory
Contrast: (Old) Macintosh Memory Model

Does not use traditional virtual memory

- All program objects accessed through "handles"
  - indirect reference through pointer table
  - objects stored in shared global address space

(Old) Macintosh Memory Management

Allocation / Deallocation
- Similar to free-list management of malloc/free

Compaction
- Can move any object and just update the (unique) pointer in pointer table

Motivation #3: Protection

Page table entry contains access rights information
- hardware enforces this protection (trap into OS if violation occurs)
Summary: Motivations for VM

- Uses physical DRAM memory as a cache for the disk
  - Address space of a process can exceed physical memory size
  - Sum of address spaces of multiple processes can exceed physical memory
- Simplifies memory management
  - Can have multiple processes resident in main memory.
  - Each process has its own address space (0, 1, 2, 3, ..., n-1)
  - Only "active" code and data is actually in memory
  - Can easily allocate more memory to process as needed.
  - External fragmentation problem nonexistent
- Provides protection
  - One process can't interfere with another.
  - Because they operate in different address spaces.
  - User process cannot access privileged information
    - Different sections of address spaces have different permissions.

VM Address Translation

\[ V = \{0, 1, \ldots, N-1\} \text{ virtual address space} \]
\[ P = \{0, 1, \ldots, M-1\} \text{ physical address space} \]
\[ \text{MAP}: V \rightarrow P \cup \{\emptyset\} \text{ address mapping function} \]
\[ \text{MAP}(a) = a' \text{ if data at virtual address } a \text{ is present at physical address } a' \text{ in } P \]
\[ = \emptyset \text{ if data at virtual address } a \text{ is not present in } P \]

Parameters

- \( P = 2^p \) = page size (bytes).
- \( N = 2^n \) = Virtual address limit
- \( M = 2^m \) = Physical address limit

Virtual Page Number

Virtual Page Number

Physical Page Number

Page Tables

Memory resident page table (physical page value or disk address)

Physical Memory

Disk Storage (swap file or regular file system file)
Address Translation via Page Table

Virtual address

VPN acts as table index

Page Table Base Register

n-1

VPN

Virtual Page Number (VPN)

p-1

Page Offset

p-1

page

virtual

address

physical

page

number (PPN)

m-1

physical

page

number (PPN)

Page Table Operation

Translation

- Separate (set of) page table(s) per process
- VPN forms index into page table (points to a page table entry)

Computing Physical Address

- Page Table Entry (PTE) provides information about page
  - if (valid bit = 1) then the page is in memory.
  - Use physical page number (PPN) to construct address
  - if (valid bit = 0) then the page is on disk
  - Page fault
  - Must load page from disk into main memory before continuing

Checking Protection

- Access rights field indicate allowable access
  - e.g., read-only, read-write, execute-only
  - Typically support multiple protection modes (e.g., kernel vs. user)
- Protection violation fault if user doesn't have necessary permission

Integrating VM and Cache

Most Caches "Physically Addressed"

- Accessed by physical addresses
- Allows multiple processes to have blocks in cache at same time
- Allows multiple processes to share pages
- Cache doesn’t need to be concerned with protection issues
  - Access rights checked as part of address translation

Perform Address Translation Before Cache Lookup

- But this could involve a memory access itself (of the PTE)
- Of course, page table entries can also become cached

Speeding up Translation with a TLB

"Translation Lookaside Buffer" (TLB)

- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete page table entries for small number of pages
Address Translation with a TLB

Address translation summary

Symbols:
- Components of the virtual address (VA)
  - TLBI: TLB index
  - TLBT: TLB tag
  - VPO: virtual page offset
  - VPN: virtual page number
- Components of the physical address (PA)
  - PPO: physical page offset (same as VPO)
  - PPN: physical page number
  - CO: byte offset within cache line
  - CI: cache index
  - CT: cache tag

Address translation summary (cont)

Processor:
- execute an instruction to read the word at address VA into a register.
- send VA to MMU

MMU:
- receive VA from MMU
- extract TLBI, TLBT, and VPO from VA.
- if TLB[TLBI].valid and TLB[TLBI].tag = TLBT, then TLB hit.
  - note: requires no off-chip memory references.
- if TLB hit:
  - read PPN from TLB line.
  - construct PA = PPN+VPO (+ is bit concatenation operator)
  - send PA to cache
  - note: requires no off-chip memory references
- if TLB miss:
  - if PTE[VPN].valid, then page table hit.
  - if page table hit:
    - PPN = PTE[VPN].ppn
    - PA = PPN+VPO (+ is bit concatenation operator)
    - send PA to cache
    - note: requires an off-chip memory reference to the page table.
  - if page table miss:
    - transfer control to OS via page fault exception.
    - OS will load missing page and restart instruction.

Cache:
- receive PA from MMU
- extract CO, CI, and CT from PA
- use CO, CI, and CT to access cache in the normal way.
Multi-level Page Tables

Given:
- 4KB \( (2^{12}) \) page size
- 32-bit address space
- 4-byte PTE

Problem:
- Would need a 4 MB page table \((2^{20} \times 4 \text{ bytes})\) per process!

Common solution
- multi-level page tables
- e.g., 2-level table (Pentium II)
  - Level 1 table: 1024 entries, each which points to a Level 2 page table.
  - Level 2 table: 1024 entries, each of which points to a page.

Pentium II Memory System

Virtual address space
- 32 bits (4 GB max)

Page size
- 4 KB (can also be configured for 4 MB)

Instruction TLB
- 32 entries, 4-way set associative.

Data TLB
- 64 entries, 4-way set associative.

L1 instruction cache
- 16 KB, 4-way set associative, 32 B linesize.

L1 data cache
- 16 KB, 4-way set associative, 32 B linesize.

Unified L2 cache
- 512 KB (2 MB max), 4-way set associative, 32 B linesize

Pentium II Page Table Structure

2-level per-process page table:
- 1 Page directory:
  - 1024 entries that point to page tables
  - must be memory resident while process is running
- 1024 page tables:
  - 1024 entries that point to pages.
  - can be paged in and out.

Pentium II Page Directory Entry

<table>
<thead>
<tr>
<th>31</th>
<th>1211</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>page table base addr</td>
<td>Avail</td>
<td>G</td>
<td>PS</td>
<td>O</td>
<td>A</td>
<td>CD</td>
<td>WT</td>
<td>U/S</td>
<td>R/W</td>
<td>P</td>
<td></td>
</tr>
</tbody>
</table>

Avail: available for system programmers
G: global page (don’t evict from TLB)
PS: page size (0 -> 4K)
A: accessed (set by MMU on reads and writes)
CD: cache disabled
WT: write-through
U/S: user/supervisor
R/W: read/write
P: present
Pentium II Page Table Entry

31 1211 9 8 7 6 5 4 3 2 1 0

| page base address | Avail | 0 | 1 | D | A | CD | WT | U/S | R/W | P |

- **Avail**: available for system programmers
- **G**: global page (don't evict from TLB)
- **D**: dirty (set by MMU on writes)
- **A**: accessed (set by MMU on reads and writes)
- **CD**: cache disabled
- **WT**: write-through
- **U/S**: user/supervisor
- **R/W**: read/write
- **P**: present

Available for OS

Main Themes

**Programmer's View**
- Large "flat" address space
  - Can allocate large blocks of contiguous addresses
- Processor "owns" machine
  - Has private address space
  - Unaffected by behavior of other processes

**System View**
- User virtual address space created by mapping to set of pages
  - Need not be contiguous
  - Allocated dynamically
  - Enforce protection during address translation
- OS manages many processes simultaneously
  - Continually switching among processes
  - Especially when one must wait for resource
    - E.g., disk I/O to handle page fault