15-213: Final Exam Review

Jack, Nikhil, Raghav, Stan

Malloc <u>final-f10</u> #1.17

In malloclab, we provided code for an implicit list allocator (the naive implementation). Many students improved this code by creating an explicit linked list of free blocks. Which of the following reason(s) explain(s) why an explicit linked list implementation has better performance?

Malloc <u>final-f10</u> #1.17

- (b) II only
- I. Immediate coalescing on free is faster
 - No; coalescing doesn't depend on the list
- II. Implicit has all blocks vs just free blocks in explicit
 - Yes significantly reduces search time, since there are fewer blocks to look at
- III. Insert into explicit list is faster
 - No; implicit list doesn't have insertion operation at all, since all blocks are already in the implicit list!

Malloc - other things to know

- Fit algorithms first/next/best/good fit
- Fragmentation
 - Internal wasted space inside blocks
 - External wasted space between blocks
- See the textbook for details

(a) How many symbols does main.c generate in the executable program's symbol table?

- (a) How many symbols does main.c generate in the executable program's symbol table?
 - 5 symbols:
 - long a = 1;
 - const long b = 2;
 - long c;
 - long d = -1;
 - int main(int argc, char *arg[])
 {...}

(b) What are the strong symbols from main.c, and what are the weak symbols from main.c?

- (b) What are the strong symbols from main.c, and what are the weak symbols from main.c?
 - long a = 1; strong
 - const long b = 2; strong
 - long c; weak
 - Does not have a defined value!
 - long d = -1; strong
 - int main(int argc, char *arg[]) {...}
 strong

(c) Note the address of b. Why is it far removed from the addresses of the other variables?

- (c) Note the address of b. Why is it far removed from the addresses of the other variables?
 - Declared as const long b = ...;
 - Thus, it's read-only
 - Placed in the .rodata section of binary
 - The other variables are NOT read-only
 - Placed in the .data section of the binary

(d) Why is c located after d in memory, even though it's before d in Harry's program?

- (d) Why is c located after d in memory, even though it's before d in Harry's program?
 - c is defined in data.c after main.c is compiled

- (e) Note the output given by the final printf. Was Harry compiling and running the code on x86 or x86-64? How do you know?
 - You don't need to know the answer to this :)
 - If you still want to know, look up the address of the start of the .data section in x86 vs. x86-64

- (f) Given that 4294967297 = 2³² + 1, what would be output by
 - printf("{%d, %d}", c[0], c[1]);
- if it were executed in data.c?

- (f) Given that 4294967297 = 2³² + 1, what would be output by
 - printf("{%d, %d}", c[0], c[1]);
- if it were executed in data.c?
 - "{1, 1}" the line that prints c as a (64-bit) long in main prints 4294967297 = 2³² + 1 = 0x100000001
 - If we access c as an array of 2 (32-bit) unsigned ints, we just get the top and bottom 32 bits
 - Note: c[0] holds the bottom 32 bits due to little-endianness

What is the problem with the implementation?

Starvation is a problem where one thread, or kind of thread (think reader or writer), is unable to acquire a resource. After fixing the previous problem, is starvation possible? How?

What is the problem with the implementation?

Starvation is a problem where one thread, or kind of thread (think reader or writer), is unable to acquire a resource. After fixing the previous problem, is starvation possible? How?

What is the problem with the implementation?

```
void readlock(struct rwlock *lock) {
  while(1) {
     sem wait(lock->sem);
     if(lock->writers == 0) {
         lock->readers++;
        break;
       sem post(lock->sem);
```

What is the problem with the implementation?

```
void readlock(struct rwlock *lock) {
  while(1) {
     sem wait(lock->sem);
     if(lock->writers == 0) {
        lock->readers++;
        break; // same goes for writelock!
       sem post(lock->sem);
```

- What is the problem with the implementation?
 - When either a read or write lock is acquired, the function returns without calling sem_post

readlock:

```
while true:
```

- sem_wait(sem)
- if writers == 0
 - readers++; break;
- sem post(sem)

unlock:

```
sem_wait(sem)
if lock->readers > 0
```

- lock->readers--

else

- lock->writers--

sem_post(sem)

- What is the problem with the implementation?
 - When either a read or write lock is acquired, the function returns without calling sem_post

Starvation is a problem where one thread, or kind of thread (think reader or writer), is unable to acquire a resource. After fixing the previous problem, is starvation possible? How?

- Starvation is a problem where one thread, or kind of thread (think reader or writer), is unable to acquire a resource. After fixing the previous problem, is starvation possible? How?
 - Yes. Writers can be starved as long as one reader remains in the critical section at all times.

Starvation is a problem where one thread, or kind of thread (think reader or writer), is unable to acquire a resource. After fixing the previous problem, is starvation possible? How?

```
readlock: writelock:
while true: while true:
- sem_wait(sem) - sem_wait(sem)
- if writers == 0 - if writers == 0 and readers == 0
- readers++; break; - writers = 1; break;
- sem post(sem) - sem post(sem)
```

sem post(sem)

sem post(sem)

- A form of inter-process communication
- Sending and receiving a signal:
 - a. "Sending" process tells kernel to send signal to target process

- A form of inter-process communication
- Sending and receiving a signal:
 - a. "Sending" process tells kernel to send signal to target process
 - Kernel updates the pending signals mask to show that a signal has arrived

- A form of inter-process communication
- Sending and receiving a signal:
 - a. "Sending" process tells kernel to send signal to target process
 - Kernel updates the pending signals mask to show that a signal has arrived
 - c. Target process handles delivered (i.e. not blocked) signal when it jumps from kernel mode to user mode (getting context switched to, returning from syscall, etc.)

Snippet 1 outcome	Possible?
Nothing is printed	
"A" is printed	
"B is printed	
"Ab" is printed	
"Ba" is printed	
A process does not terminate	

Snippet 1 outcome	Possible?
Nothing is printed	Yes
"A" is printed	
"B is printed	
"Ab" is printed	
"Ba" is printed	
A process does not terminate	

Snippet 1 outcome	Possible?
Nothing is printed	Yes
"A" is printed	Yes
"B is printed	
"Ab" is printed	
"Ba" is printed	
A process does not terminate	

Snippet 1 outcome	Possible?
Nothing is printed	Yes
"A" is printed	Yes
"B is printed	Yes
"Ab" is printed	
"Ba" is printed	
A process does not terminate	

Snippet 1 outcome	Possible?
Nothing is printed	Yes
"A" is printed	Yes
"B is printed	Yes
"Ab" is printed	Yes
"Ba" is printed	
A process does not terminate	

Snippet 1 outcome	Possible?
Nothing is printed	Yes
"A" is printed	Yes
"B is printed	Yes
"Ab" is printed	Yes
"Ba" is printed	Yes
A process does not terminate	

Snippet 1 outcome	Possible?
Nothing is printed	Yes
"A" is printed	Yes
"B is printed	Yes
"Ab" is printed	Yes
"Ba" is printed	Yes
A process does not terminate	No

Snippet 2 outcome	Possible?
Nothing is printed	
"ba" is printed	
"abc is printed	
"bac" is printed	
"bca" is printed	
A process does not terminate	

Snippet 2 outcome	Possible?
Nothing is printed	No
"ba" is printed	
"abc is printed	
"bac" is printed	
"bca" is printed	
A process does not terminate	

Snippet 2 outcome	Possible?
Nothing is printed	No
"ba" is printed	No
"abc is printed	
"bac" is printed	
"bca" is printed	
A process does not terminate	

Snippet 2 outcome	Possible?
Nothing is printed	No
"ba" is printed	No
"abc is printed	No
"bac" is printed	
"bca" is printed	
A process does not terminate	

Snippet 2 outcome	Possible?
Nothing is printed	No
"ba" is printed	No
"abc is printed	No
"bac" is printed	Yes
"bca" is printed	
A process does not terminate	

Snippet 2 outcome	Possible?
Nothing is printed	No
"ba" is printed	No
"abc is printed	No
"bac" is printed	Yes
"bca" is printed	Yes
A process does not terminate	

Snippet 2 outcome	Possible?
Nothing is printed	No
"ba" is printed	No
"abc is printed	No
"bac" is printed	Yes
"bca" is printed	Yes
A process does not terminate	Yes

Virtual Address - 18 Bits

Physical Address - 12 Bits

Page Size - 512 Bytes

TLB is 8-way set associative

Cache is 2-way set associative

Final S-02 (#5)

Lecture 18: VM - Systems


Page Table								
VPN	PPN	Valid	VPN	PPN	Valid			
000	7	0	010	1	0			
001	5	0	011	3	0			
002	1	1	012	3	0			
003	5	0	013	0	0			
004	0	0	014	6	1			
005	5	0	015	5	0			
006	2	0	016	7	0			
007	4	1	017	2	1			
008	7	0	018	0	0			
009	2	0	019	2	0			
00A	3	0	01A	1	0			
00B	0	0	01B	3	0			
00C	0	0	01C	2	0			
00D 00E	3	0	01D	7	0			
	4	0	01E	5	1			
00F	7	1	01F	0	0			

TLB								
Index	Tag	PPN	Valid					
0	55	6	0					
	48	F	1					
	00	A	0					
	32	9	1					
	6A	3	1					
	56	1	0					
	60	4	1					
	78	9	0					
1	71	5	1					
	31	A	1					
	53	F	0					
	87	8	0					
	51	D	0					
	39	E	1					
	43	В	0					
	73	2	1					

2-way Set Associative Cache												
Index	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3
0	7A	1	09	EE	12	64	00	0	99	04	03	48
1	02	0	60	17	18	19	7F	1	FF	BC	0B	37
2	55	1	30	EB	C2	0D	0B	0	8F	E2	05	BD
3	07	1	03	04	05	06	5D	1	7A	08	03	22


Label the following:

- (A) VPO: Virtual Page Offset
- (B) VPN: Virtual Page Number
- (C) TLBI: TLB Index
- (D) *TLBT:* TLB Tag



Label the following:

(A) VPO: Virtual Page Offset - Location in the page
 Page Size = 512 Bytes = 2⁹ → Need 9 bits



Label the following:

- (A) VPO: Virtual Page Offset
- (B) VPN: Virtual Page Number Everything Else

B B B B B B B B A A A A A A A A A

Label the following:

- (A) VPO: Virtual Page Offset
- (B) VPN: Virtual Page Number
- (C) TLBI: TLB Index Location in the TLB Cache



Label the following:

- (A) VPO: Virtual Page Offset
- (B) VPN: Virtual Page Number
- (C) TLBI: TLB Index Location in the TLB Cache

2 Indices → 1 Bit

TLBI

Label the following:


- (A) VPO: Virtual Page Offset
- (B) VPN: Virtual Page Number
- (C) TLBI: TLB Index
- (D) TLBT: TLB Tag Everything Else



TLBT TLBI


Label the following:

- (A) PPO: Physical Page Offset
- (B) PPN: Physical Page Number
- (C) CO: Cache Offset
- (D) CI: Cache Index
- (E) CT: Cache Tag




Label the following:

(A) PPO: Physical Page Offset



Label the following:


(A) PPO: Physical Page Offset - Same as VPO



Label the following:

(A) PPO: Physical Page Offset - Same as VPO

(B) PPN: Physical Page Number - Everything Else



Label the following:


- (A) PPO: Physical Page Offset Same as VPO
- (B) PPN: Physical Page Number Everything Else
- (C) CO: Cache Offset Offset in Block



Label the following:


- (A) PPO: Physical Page Offset Same as VPO
- (B) PPN: Physical Page Number Everything Else
- (C) CO: Cache Offset Offset in Block

4 Byte Blocks → 2 Bits



Label the following:


- (A) PPO: Physical Page Offset Same as VPO
- (B) PPN: Physical Page Number Everything Else
- (C) CO: Cache Offset Offset in Block
- (D) CI: Cache Index



Label the following:


- (A) PPO: Physical Page Offset Same as VPO
- (B) PPN: Physical Page Number Everything Else
- (C) CO: Cache Offset Offset in Block
- (D) CI: Cache Index

4 Indices → 2 Bits




Label the following:

- (A) PPO: Physical Page Offset Same as VPO
- (B) PPN: Physical Page Number Everything Else
- (C) CO: Cache Offset Offset in Block
- (D) CI: Cache Index
- (E) CT: Cache Tag Everything Else



Now to the actual question!

Q) Translate the following address: 0x1A9F4



Now to the actual question!

Q) Translate the following address: 0x1A9F4

1. Write down bit representation

$$4 = 0100$$



Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- Extract Information:

VPN: 0x?? TLBI: 0x?? TLBT: 0x??

TLB Hit: Y/N? Page Fault: Y/N? PPN: 0x??

 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 1
 1
 0
 1
 1
 1
 1
 1
 0
 1
 0
 0


Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- Extract Information:

VPN: 0xD4 TLBI: 0x?? TLBT: 0x??

TLB Hit: Y/N? Page Fault: Y/N? PPN: 0x??



Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- Extract Information:

VPN: 0xD4 TLBI: 0x00 TLBT: 0x??

TLB Hit: Y/N? Page Fault: Y/N? PPN: 0x??



Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- Extract Information:

VPN: 0xD4 TLBI: 0x00 TLBT: 0x6A

TLB Hit: Y/N? Page Fault: Y/N? PPN: 0x??

 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 1
 0
 1
 0
 1
 1
 1
 1
 1
 0
 1
 0
 0

Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- Extract Information:

VPN: 0xD4 TLBI: 0x00 TLBT: 0x6A

TLB Hit: Y! Page Fault: Y/N? PPN: 0x??

 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 1
 1
 0
 1
 1
 1
 1
 1
 0
 1
 0
 0

Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- Extract Information:

VPN: 0xD4 TLBI: 0x00 TLBT: 0x6A

TLB Hit: Y! Page Fault: N! PPN: 0x??



Now to the actual question!

- Q) Translate the following address: 0x1A9F4
- 1. Write down bit representation
- Extract Information:

VPN: 0xD4 TLBI: 0x00 TLBT: 0x6A

TLB Hit: Y! Page Fault: N! PPN: 0x3


 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 1
 1
 0
 1
 1
 1
 1
 1
 0
 1
 0
 0

Now to the actual question!

Q) Translate the following address: 0x1A9F4


- 1. Write down bit representation
- Extract Information
- 3. Put it all together: PPN: 0x3, PPO = 0x??



Now to the actual question!

Q) Translate the following address: 0x1A9F4

- 1. Write down bit representation
- 2. Extract Information
- 3. Put it all together: PPN: 0x3, PPO = VPO = 0x1F4



Q) What is the value of the address?

CO: 0x?? CI: 0x?? CT: 0x?? Cache Hit: Y/N? Value:0x??

Q) What is the value of the address?

Extract more information

CO: 0x00 CI: 0x?? CT: 0x?? Cache Hit: Y/N? Value:0x??

Q) What is the value of the address?


Extract more information

CO: 0x00 CI: 0x01 CT: 0x?? Cache Hit: Y/N? Value:0x??

Q) What is the value of the address?

1. Extract more information

CO: 0x00 CI: 0x01 CT: 0x7F Cache Hit: Y/N? Value:0x??



Q) What is the value of the address?

- 1. Extract more information
- 2. Go to Cache Table

CO: 0x00 CI: 0x01 CT: 0x7F Cache Hit: Y Value:0x??

Q) What is the value of the address?

- 1. Extract more information
- 2. Go to Cache Table

CO: 0x00 CI: 0x01 CT: 0x7F Cache Hit: Y Value:0xFF

Good luck!

