CS 15-213, Fall 2006

Exam 2

Wednesday Nov 15, 2006

Instructions:

• Make sure that your exam is not missing any sheets, then write your full name and Andrew login ID on the front.

• Write your answers in the space provided below the problem. If you make a mess, clearly indicate your final answer.

• The exam has a maximum score of 55 points.

• The problems are of varying difficulty. The point value of each problem is indicated. Pile up the easy points quickly and then come back to the harder problems.

• This exam is OPEN BOOK. You may use any books or notes you like. Calculators are allowed, but no other electronic devices. Good luck!

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>(11):</td>
</tr>
<tr>
<td>2</td>
<td>(08):</td>
</tr>
<tr>
<td>3</td>
<td>(08):</td>
</tr>
<tr>
<td>4</td>
<td>(12):</td>
</tr>
<tr>
<td>5</td>
<td>(08):</td>
</tr>
<tr>
<td>6</td>
<td>(08):</td>
</tr>
<tr>
<td></td>
<td>TOTAL (55):</td>
</tr>
</tbody>
</table>
Problem 1. (11 points):

Consider the following C function:

```c
data_t psum(data_t a[], data_t b[], data_t c[], int cnt) {
    data_t r = 0;
    int i;
    for (i = 0; i < cnt; i++) {
        /* Inner loop expression */
        r = r + a[i] * b[i] + c[i] ;
    }
    return r;
}
```

In this code, data type `data_t` can be defined to different types using a `typedef` declaration. According to the C rules for operator precedence and associativity, the line labeled “Inner loop expression” will be computed according to the following parenthesization:

```c
r = (r + (a[i] * b[i])) + c[i] ;
```

In all, there are 5 different parenthesizations for this expression, They will not all compute the same result.
Imagine we run this code on a machine in which multiplication requires 7 cycles, while addition requires 5. Assume that these latencies are the only factors constraining the performance of the program. Don’t worry about the cost of memory references or integer operations, resource limitations, etc.

A. For each parenthesization listed below, write down the CPE that the function would achieve. Hint: All of your answers will be in the set \{5, 7, 10, 12, 14, 15, 17, 19\}.

```
// P1. CPE =
r = ((r + a[i]) * b[i]) + c[i] ;

// P2. CPE =
r = (r + (a[i] * b[i])) + c[i] ;

// P3. CPE =
r = r + ((a[i] * b[i]) + c[i]) ;

// P4. CPE =
r = (r + a[i]) * (b[i] + c[i]) ;

// P5. CPE =
r = r + (a[i] * (b[i] + c[i]));
```

B. Of the parenthesizations that give the same result as the original function, which has the best CPE? Assume that addition and multiplication are associative for data type data_t.
Problem 2. (8 points):

This problem requires you to analyze the cache behavior of a function that sums the elements of an array \(A\):

```c
int A[2][4];

int sum()
{
    int i, j, sum=0;

    for (j=0; j<4; j++) {
        for (i=0; i<2; i++) {
            sum += A[i][j];
        }
    }
    return sum;
}
```

Assume the following:

- The memory system consists of registers, a single L1 cache, and main memory.
- The cache is cold when the function is called and the array has been initialized elsewhere.
- Variables \(i\), \(j\), and \(sum\) are all stored in registers.
- The array \(A\) is aligned in memory such that the first two array elements map to the same cache block.
- \texttt{sizeof(int)} == 4.
- The cache is direct mapped, with a block size of 8 bytes.

A. Suppose that the cache consists of 2 sets. Fill out the table to indicate if the corresponding memory access in \(A\) will be a hit (\(h\)) or a miss (\(m\)).

<table>
<thead>
<tr>
<th>A</th>
<th>Col 0</th>
<th>Col 1</th>
<th>Col 2</th>
<th>Col 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Row 0</td>
<td>(m)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Row 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

B. What is the pattern of hits and misses if the cache consists of 4 sets instead of 2 sets?

<table>
<thead>
<tr>
<th>A</th>
<th>Col 0</th>
<th>Col 1</th>
<th>Col 2</th>
<th>Col 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Row 0</td>
<td>(m)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Row 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Problem 3. (8 points):

This problem tests your understanding of the cache organization and performance. Assume the following:

1. `sizeof(int) = 4`
2. Array `x` begins at memory address 0.
3. The cache is initially empty.
4. The only memory accesses are to the entries of the array `x`. All variables are stored in registers.

Consider the following C code:

```c
int x[128];
int i, j;
int sum = 0;

for (i = 0; i < 64; i++){
    j = i + 64;
    sum += x[i] * x[j];
}
```

Case 1

1. Assume your cache is a 256-byte direct-mapped data cache with 8-byte cache blocks. What is the cache miss rate? (2 pts)
   
   `miss rate = ____ %`

2. If the cache were twice as big, what would be the miss rate? (1 pt)
   
   `miss rate = ____ %`

Case 2

1. Assume your cache is 256-byte 2-way set associative using an LRU replacement policy with 8-byte cache blocks. What is the cache miss rate? (3 pts)
   
   `miss rate = ____ %`

2. Will larger cache size help to reduce the miss rate? (Yes / No) (1 pt)

3. Will larger cache line help to reduce the miss rate? (Yes / No) (1 pt)
Problem 4. (12 points):
Imagine a system with the following attributes:

- The system has 1MB of virtual memory
- The system has 256KB of physical memory
- The page size is 4KB
- The TLB is 2-way set associative with 16 total entries.

The contents of the TLB and the first 32 entries of the page table are given below. **All numbers are in hexadecimal.**

<table>
<thead>
<tr>
<th>TLB</th>
<th>Index</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>13</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1B</td>
<td>2D</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>0F</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>1E</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1F</td>
<td>01</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>1F</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>03</td>
<td>2B</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1D</td>
<td>23</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>06</td>
<td>08</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>19</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>0A</td>
<td>09</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1F</td>
<td>20</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>02</td>
<td>13</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>18</td>
<td>12</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>0C</td>
<td>0B</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1E</td>
<td>24</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Page Table</th>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>17</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>28</td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>02</td>
<td>14</td>
<td>1</td>
<td>12</td>
</tr>
<tr>
<td>03</td>
<td>0B</td>
<td>0</td>
<td>13</td>
</tr>
<tr>
<td>04</td>
<td>26</td>
<td>0</td>
<td>14</td>
</tr>
<tr>
<td>05</td>
<td>13</td>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>06</td>
<td>0F</td>
<td>1</td>
<td>16</td>
</tr>
<tr>
<td>07</td>
<td>10</td>
<td>1</td>
<td>17</td>
</tr>
<tr>
<td>08</td>
<td>1C</td>
<td>0</td>
<td>18</td>
</tr>
<tr>
<td>09</td>
<td>25</td>
<td>1</td>
<td>19</td>
</tr>
<tr>
<td>0A</td>
<td>31</td>
<td>0</td>
<td>1A</td>
</tr>
<tr>
<td>0B</td>
<td>16</td>
<td>1</td>
<td>1B</td>
</tr>
<tr>
<td>0C</td>
<td>01</td>
<td>1</td>
<td>1C</td>
</tr>
<tr>
<td>0D</td>
<td>15</td>
<td>1</td>
<td>1D</td>
</tr>
<tr>
<td>0E</td>
<td>0C</td>
<td>0</td>
<td>1E</td>
</tr>
<tr>
<td>0F</td>
<td>14</td>
<td>0</td>
<td>1F</td>
</tr>
</tbody>
</table>

Page 6 of 12
A. Warmup Questions

(a) How many bits are needed to represent the virtual address space? _____
(b) How many bits are needed to represent the physical address space? _____
(c) What is the total number of page table entries? _____

B. Virtual Address Translation I

Please step through the following address translation. Indicate a page fault by entering '-' for Physical Address.

**Virtual address:** 0xFAA3F

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPN</td>
<td>0x</td>
<td>TLB Hit? (Y/N)</td>
<td></td>
</tr>
<tr>
<td>TLB Index</td>
<td>0x</td>
<td>Page Fault? (Y/N)</td>
<td></td>
</tr>
<tr>
<td>TLB Tag</td>
<td>0x</td>
<td>Physical Address</td>
<td>0x</td>
</tr>
</tbody>
</table>

Use the layout below as scratch space for the virtual address bits. To allow us to give you partial credit, clearly mark the bits that correspond to the VPN, TLB index (TLBI), and TLB tag (TLBT).

```
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

(Please go to the next page for part C)
C. Virtual Address Translation II

Please step through the following address translation. Indicate a page fault by entering ‘-’ for Physical Address.

**Virtual address:** 0x162A4

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPN</td>
<td>0x</td>
<td>TLB Hit? (Y/N)</td>
<td></td>
</tr>
<tr>
<td>TLB Index</td>
<td>0x</td>
<td>Page Fault? (Y/N)</td>
<td></td>
</tr>
<tr>
<td>TLB Tag</td>
<td>0x</td>
<td>Physical Address</td>
<td>0x</td>
</tr>
</tbody>
</table>

Use the layout below as scratch space for the virtual address bits. To allow us to give you partial credit, clearly mark the bits that correspond to the VPN, TLB index (TLBI), and TLB tag (TLBT).

```
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```
Problem 5. (8 points):

This problem tests your understanding of pointer arithmetic, pointer dereferencing, and malloc implemen-
tation.

Harry Q. Bovik has implemented a simple explicit-list allocator. You may assume that his implementation
follows the usual restrictions that you had to comply with in L6, such as the 8-byte alignment rule.

The following is a description of Harry’s block structure:

<table>
<thead>
<tr>
<th>HDR</th>
<th>PAYLOAD</th>
<th>FTR</th>
</tr>
</thead>
</table>

- HDR - Header of the block (4 bytes)
- PAYLOAD - Payload of the block (arbitrary size)
- FTR - Footer of the block (4 bytes)

The size of the payload of each block is stored in the header and the footer of the block. Since there is an
8-byte alignment requirement, the least significant of the 3 unused bits is used to indicate whether the block
is free (0) or allocated (1).

This problem consists of two parts.

For the first part of the problem, you can assume that:

- sizeof(int) == 4 bytes
- sizeof(char) == 1 byte
- sizeof(short) == 2 bytes
- sizeof(long) == 4 bytes
- The size of any pointer (e.g. char *) is 4 bytes.

Note that for the first part Harry is working on a 32-bit machine. Also, assume that the block pointer bp
points to the first byte of the payload.
**Part One.** Your task is to help Harry compute the correct payload size (using the function `get_payload_size()`), by indicating which of the following implementations of the `GET_HDR` macro are correct. For each of the proposed solutions listed below, fill in the blank with either C for correct, or I for incorrect.

```c
/* get_payload_size returns the actual size of payload. 
   bp is pointing to the first byte of a block 
   returned from Harry’s malloc() */

#define GET_HDR(p) ??
#define GET_SIZE(p) (GET_HDR(p) & ~0x7)

int get_payload_size(void *bp)
{
    return (int)(GET_SIZE(bp));
}

/* (1) */
#define GET_HDR(p) (*(int *)((int *)(p) - 1)) ________

/* (2) */
#define GET_HDR(p) (*(int *)((char *)(p) - 1)) ________

/* (3) */
#define GET_HDR(p) (*(int *)((char **)(p) - 1)) ________

/* (4) */
#define GET_HDR(p) (*(char *)((int)(p) - 1)) ________

/* (5) */
#define GET_HDR(p) (*(long *)((long *)(p) - 1) ________

/* (6) */
#define GET_HDR(p) (*(int *)((int)(p) - 4)) ________

/* (7) */
#define GET_HDR(p) (*(int *)((short)(p) - 2)) ________

/* (8) */
#define GET_HDR(p) (*(short *)((int *)(p) - 1)) ________
```
**Part Two.** Harry now wants to port his `GET_HDR` macro to a 64-bit machine. On 64-bit machines,

- `sizeof(long) == 8 bytes`
- The size of any pointer (e.g. `char *`) is 8 bytes.

and the other types remain the same. As before, for each proposed solution, fill in the blanks with either **C** for correct, or **I** for incorrect.

```c
#define GET_HDR(p) ??
#define GET_SIZE(p) (GET_HDR(p) & ~0x7)

int get_payload_size(void *bp)
{
    return (int)(GET_SIZE(bp));
}

/* (1) */
#define GET_HDR(p) (*(int *)((int *)(p) - 1)) ________

/* (2) */
#define GET_HDR(p) (*(int *)((char *)(p) - 1)) ________

/* (3) */
#define GET_HDR(p) (*(int *)((char **)(p) - 1)) ________

/* (4) */
#define GET_HDR(p) (*(char *)((int)(p) - 1)) ________

/* (5) */
#define GET_HDR(p) (*(long *)((long *)(p) - 1) ________

/* (6) */
#define GET_HDR(p) (*(int *)((int)(p) - 4)) ________

/* (7) */
#define GET_HDR(p) (*(int *)((short)(p) - 2)) ________

/* (8) */
#define GET_HDR(p) (*(short *)((int *)(p) - 1)) ________
```
Problem 6. (8 points):
This question will test your understanding of Unix process control and signals. Consider the following C program. For space reasons, we are not checking error return codes. You can assume that all functions return normally.

```c
int val = 3;
void Exit(int val) {
    printf("%d", val);
    exit(0);
}
void usr1_handler(int sig) {
    Exit(val);
}

int main() {
    int pid;
    signal(SIGUSR1, usr1_handler);
    if ((pid = fork()) == 0) {
        setpgid(0, 0);
        if (fork())
            Exit(val + 1);
        else
            Exit(val - 1);
    }
    kill(-pid, SIGUSR1);
}
```

List all the outputs possible from this program: