Newsgroups: comp.robotics
Subject: FLIP-FLOP....
From: rob.muylwyk@canrem.com (Rob Muylwyk)
Path: brunix!sgiblab!sdd.hp.com!vixen.cso.uiuc.edu!howland.reston.ans.net!europa.eng.gtefsd.com!uunet!uunet.ca!uunet.ca!portnoy!canrem.com!rob.muylwyk
Distribution: world
Message-ID: <60.7340.4884.0N193127@canrem.com>
References: <CKEEA7.Bv8@ecf.toronto.edu>
Date: Mon, 31 Jan 94 16:22:00 -0400
Organization: CRS Online  (Toronto, Ontario)
Lines: 15

Benjamin Cheng asked:
-> Does anyone know any configuration to make an JK flip-flop's outputs
-> (i.e. Q and Q') be the same state (i.e. both 0 or both 1)?
Here's the obvious:
How about adding an invertor to one of the outputs? Or simply using one 
of the outputs, assuming that it has enough fan-out (depending on your 
logic family you can usually drive ten inputs with one output).

Rob Muylwyk

---
 * RM 1.0  * Eval Day 6 * 

---
 * RM 1.0  * Eval Day 6 * 
