Newsgroups: comp.robotics
Path: cantaloupe.srv.cs.cmu.edu!das-news2.harvard.edu!news2.near.net!howland.reston.ans.net!news.sprintlink.net!news.indirect.com!seeker
From: seeker@indirect.com (Stan Eker)
Subject: Re: FPGA uC info anyone ?
Message-ID: <D9JF8x.L16@indirect.com>
Sender: usenet@indirect.com (Internet Direct Admin)
Organization: Internet Direct, indirect.com
Date: Fri, 2 Jun 1995 08:50:56 GMT
References: <1995May29.164018.389@decus.org.nz>
X-Newsreader: TIN [version 1.2 PL2]
Lines: 17

granville@decus.org.nz nipped in with:
: I saw a posting a short time ago,from someone who did an 8 bit uC as
: and FPGA project.
:  Has anyone done an 80x51 in an FPGA ??
: I have often wondered what this would crank along at, and  just how big
: a FPGA would be needed.
:  Perhaps I should ask 'What 8 Bit controllers have been done in FPGA ?'

I've seen *someone* in one of the EE industry rags that has an 8051 macro
for the Xilinx stuff, but it'd have to be one of the bigger parts, NOT
a 3000 or small 4000 device.  Don't know how much they were charging for it,
but it was quoted as running at 12MHz or better (1MHz instruction rate).

Anyone looking for this kind of info should move over to comp.arch.fpga, as
it's *exactly* what that group is chartered for (gate-array based computing).
Doing it in comp.robotics is a far stretch...

