Newsgroups: sci.electronics,comp.robotics
Path: cantaloupe.srv.cs.cmu.edu!das-news2.harvard.edu!news2.near.net!news.mathworks.com!uhog.mit.edu!bloom-beacon.mit.edu!usc!cs.utexas.edu!news.sprintlink.net!news.indirect.com!seeker
From: seeker@indirect.com (Stan Eker)
Subject: Re: How to get 128 bits of digital I/O the easy way?
Message-ID: <D8ppAC.Box@indirect.com>
Sender: usenet@indirect.com (Internet Direct Admin)
Organization: Internet Direct, indirect.com
Date: Wed, 17 May 1995 07:39:48 GMT
References: <D8LMpI.EBE@stardust.oau.org>
X-Newsreader: TIN [version 1.2 PL2]
Followup-To: sci.electronics,comp.robotics
Lines: 14
Xref: glinda.oz.cs.cmu.edu sci.electronics:132684 comp.robotics:20805

David Billsbrough (kc4zvw@stardust.oau.org) maundered:
: I would like to implement at least 64 bits of input and 64 bits of output
: on an embedded controller as a project.  I thought of using a 'heap' of
: 82C55 PIA chips but does anybody else have an easier or cheaper solution?

A couple of 84PLCC Xilinx FPGAs (or anyone else's) would do it in a pretty
small physical area, but it's not a viable solution unless you already have
the design tools.  Some of 'em are also available in QFP packages that'd
allow you to put the whole thing into a single 1.5" square/rectangular blob
if you need *really* tiny, and it'd cost less than the equivalent logic
built out of 8255s by a bunch.

The initial $1K-8K for the design tools is a killer, though.  Help, GNU!
Maybe you could beg a favor from a tool-rich friend?
